Usually, when a bus bridge sees a transaction on 1 bus that needs to be forwarded to the opposite, the original transaction must wait around until the forwarded transaction completes just before a result's All set. A person notable exception occurs in the case of memory writes. Listed here, the https://nathanlabsadvisory.com/nist-800-171/